

5-V Low-Drop Fixed Voltage Regulator

TLE 4271

Features

- Output voltage tolerance $\leq \pm 2\%$
- Low-drop voltage
- Integrated overtemperature protection
- Reverse polarity protection
- Input voltage up to 42 V
- Overvoltage protection up to 65 V (\leq 400 ms)
- Short-circuit proof
- · Suitable for use in automotive electronics
- Wide temperature range
- Adjustable reset and watchdog time

P-TO220-7-11	
P-TO263-7	-1


	Туре	Ordering Code	Package
▼	TLE 4271	Q67000-A9210-A901	P-TO220-7-11
▼	TLE 4271 S	Q67000-A9244-A901	P-TO220-7-12
▼	TLE 4271 G	Q67006-A9195-A901	P-TO263-7-1

▼ Not for new design, use TLE 4271-2 instead.

Functional Description

It is a 5-V low-drop fixed-voltage regulator. The maximum input voltage is 42 V (65 V, \leq 400 ms). Up to an input voltage of 26 V and for an output current up to 550 mA it regulates the output voltage within a 2 % accuracy. The short circuit protection limits the output

current of more than 650 mA. The IC can be switched off via the inhibit input. An integrated watchdog monitors the connected controller. The device incorporates overvoltage protection and temperature protection that disables the circuit at unpermissibly high temperatures.





Pin Configuration

(top view)




Figure 1

Pin Definitions and Functions

Pin	Symbol	Function
1	Ι	Input; block to ground directly on the IC with ceramic capacitor.
2	INH	Inhibit
3	RO	Reset Output ; the open collector output is connected to the 5 V output via an integrated resistor of 30 k Ω .
4	GND	Ground
5	D	Reset Delay ; connect a capacitor to ground for delay time adjustment.
6	W	Watchdog Input
7	Q	5-V Output ; block to ground with 22 μ F capacitor, ESR < 3 Ω .



Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of a series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element.

If the output voltage decreases below 4.5 V, an external capacitor $C_{\rm D}$ on pin 4 (D) will be discharged by the reset generator. If the voltage on this capacitor $V_{\rm D}$ drops below $V_{\rm DRL}$, a reset signal is generated on pin 2 (RO), i.e. reset output is set low. If the output voltage rises above 4.5 V, $C_{\rm D}$ will be charged with constant current. After the power-on-reset time $V_{\rm D}$ reaches $V_{\rm DU}$ and the reset output will be set high again. The value of the power-on-reset time can be set within a wide range depending on the capacity of $C_{\rm D}$. The value of the pull-up resistor at reset output is typically 30 k Ω .


After $V_{\rm D}$ has reached the voltage $V_{\rm DU}$ and reset was set to high, the watchdog circuit is enabled and discharges $C_{\rm D}$ with a constant current. If there is no positive-going edge observed at watchdog input, $C_{\rm D}$ will be discharged down to $V_{\rm DWL}$. Then reset will be set low and the watchdog circuit will be disabled. $C_{\rm D}$ will be charged with the current as at power-on reset until $V_{\rm D}$ reaches $V_{\rm DU}$ and reset will be set high again.

If a watchdog pulse will be observed before $C_{\rm D}$ is discharged down to $V_{\rm DWL}$, the watchdog circuit will be enabled and $C_{\rm D}$ will be charged too, but reset will not be set low. After $V_{\rm D}$ has reached $V_{\rm DU}$, the periodical behavior starts again.

The IC also incorporates a number of internal circuits for protection against:

- Overload
- Overvoltage
- Overtemperature
- Reverse polarity





Block Diagram



Absolute Maximum Ratings

 $T_{\rm j} = -40$ to 150 °C

Parameter	Symbol	Lim	it Values	Unit	Notes	
		min. max.				
Input						
Voltage	V_{I}	- 42	42	V	_	
Voltage	V_{I}	-	65	V	<i>t</i> ≤ 400 ms	
Current	I_{I}	-	-	mA	internally limited	
Inhibit						
Voltage	VE	- 42	42	V	_	
Voltage	V_{E}	_	65	V	<i>t</i> ≤ 400 ms	
Current	IE	-	-	mA	internally limited	
Reset Output						
Voltage	V _R	- 0.3	42	V	_	
Current	IR	_	_	mA	internally limited	
Reset Delay						
Voltage	VD	- 0.3	7	V	_	
Current	I_{D}	- 5	5	mA	_	
Watchdog						
Voltage	V_{W}	- 0.3	7	V	_	
Current	I_{W}	- 5	5	mA	_	
Output						
Voltage	V_{Q}	- 1.0	16	V	_	
Current	I_{Q}	- 5	-	mA	internally limited	
Ground						
Current	I_{GND}	- 0.5	_	А	-	
Temperatures						
Junction temperature	T _j	_	150	°C	_	
Storage temperature	T_{stg}	- 50	150	°C	_	



Operating Range

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input voltage	VI	6	40	V	-
Junction temperature	Tj	- 40	150	°C	-

Thermal Resistance

		70	K/W	P-TO263
Junction case R_{thjc} Z_{thic}	-	3 2	K/W K/W	- <i>t</i> < 1 ms





Characteristics

 $V_{\rm I}$ = 13.5 V; – 40 °C \leq $T_{\rm j}$ = \leq 125 °C (unless otherwise specified)

Parameter	Symbol	L	.imit Val	ues	Unit	Test Condition
		min.	typ.	max.		
Output voltage	V_{Q}	4.90	5.00	5.10	V	5 mA $\leq I_Q \leq$ 550 mA; 6 V $\leq V_I \leq$ 26 V
Output voltage	V_{Q}	4.90	5.00	5.10	V	$26 \text{ V} \le V_{\text{I}} \le 36 \text{ V};$ $I_{\text{Q}} \le 300 \text{ mA};$
Output current limiting	I _{Qmax}	650	800	-	mA	$V_{\rm Q} = 0 \ V$
$ \overline{Current} consumption I_q = I_I $	Iq	-	-	50	μA	$V_{\rm e} = 0 \text{ V}; I_{\rm Q} = 0 \text{ mA}$
Currentconsumption $I_q = I_I$	Iq	-	800	-	μA	$V_{\rm e} = 5 \text{ V}; I_{\rm Q} = 0 \text{ mA}$
Currentconsumption $I_q = I_I - I_Q$	Iq	_	1	1.5	mA	$I_{\rm Q}$ = 5 mA
Current consumption $I_q = I_I - I_Q$	Iq	-	55	75	mA	<i>I</i> _Q = 550 mA
Currentconsumption $I_q = I_I - I_Q$	Iq	-	70	90	mA	$I_{\rm Q} = 550 \text{ mA}; V_{\rm I} = 5 \text{ V}$
Drop voltage	$V_{ m dr}$	_	350	700	mV	$I_{\rm Q} = 550 \ {\rm mA^{1)}}$
Load regulation	ΔV_{Q}	-	25	50	mV	$I_{\rm Q}$ = 5 to 550 mA; $V_{\rm I}$ = 6 V
Supply voltage regulation	ΔV_{Q}	-	12	25	mV	$V_{\rm I}$ = 6 to 26 V $I_{\rm Q}$ = 5 mA
Power supply Ripple rejection	PSRR	-	54	-	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 $V_{\rm PP}$

¹⁾ Drop voltage = $V_{I} - V_{Q}$ (measured when the output voltage has dropped 100 mV from the nominal value obtained at 13.5 V input)





Characteristics (cont'd)

 $V_{\rm I}$ = 13.5 V; - 40 °C ≤ $T_{\rm j}$ = ≤ 125 °C (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Reset Generator

V_{RT}	4.5	4.65	4.8	V	-
V _{ROH}	4.5	-	-	V	-
V _{ROL}	-	60	-	mV	$R_{\text{intern}} = 30 \text{ k}\Omega^{2};$ 1.0 V ≤ $V_{\text{Q}} \le 4.5 \text{ V}$
V_{ROL}	_	200	400	mV	$I_{\rm R}$ = 3 mA, $V_{\rm Q}$ = 4.4 V
R	18	30	46	KΩ	internally connection to Q3
V _{DRL}	0.2	0.45	0.8	V	$V_{\rm Q} < V_{\rm RT}$
I _d	8	14	25	μA	$V_{\rm D} = 1.0 \ {\rm V}$
V _{DU}	1.4	1.8	2.3	V	-
t _d	8	13	18	ms	C _D = 100 nF
t _{RR}	_	-	3	μs	<i>C</i> _D = 100 nF
	$V_{\rm ROH}$ $V_{\rm ROL}$ $V_{\rm ROL}$ R $V_{\rm DRL}$ $I_{\rm d}$ $V_{\rm DU}$ $t_{\rm d}$	$V_{\rm ROH}$ 4.5 $V_{\rm ROL}$ - $V_{\rm ROL}$ - R 18 $V_{\rm DRL}$ 0.2 $I_{\rm d}$ 8 $V_{\rm DU}$ 1.4 $t_{\rm d}$ 8	$V_{\rm ROH}$ 4.5 - $V_{\rm ROL}$ - 60 $V_{\rm ROL}$ - 200 R 18 30 $V_{\rm DRL}$ 0.2 0.45 $I_{\rm d}$ 8 14 $V_{\rm DU}$ 1.4 1.8 $t_{\rm d}$ 8 13	$V_{\rm ROH}$ 4.5 - - $V_{\rm ROL}$ - 60 - $V_{\rm ROL}$ - 200 400 R 18 30 46 $V_{\rm DRL}$ 0.2 0.45 0.8 $I_{\rm d}$ 8 14 25 $V_{\rm DU}$ 1.4 1.8 2.3 $t_{\rm d}$ 8 13 18	$V_{\rm ROH}$ 4.5 - - V $V_{\rm ROL}$ - 60 - mV $V_{\rm ROL}$ - 200 400 mV $V_{\rm ROL}$ - 200 400 mV R 18 30 46 K\Omega $V_{\rm DRL}$ 0.2 0.45 0.8 V $I_{\rm d}$ 8 14 25 μ A $V_{\rm DU}$ 1.4 1.8 2.3 V $t_{\rm d}$ 8 13 18 ms

Overvoltage Protection

Turn-Off voltage	$V_{ m I,~ov}$	40	44	46	V	_

Inhibit

Inhibit ON voltage	V_{INH}	1.0	2.0	3.5	V	$V_{\rm Q}$ = high (> 4.5 V)
Inhibit OFF voltage	V_{INH}	0.8	1.3	3.3	V	$V_{\rm Q} = {\rm low} \; (< 0.8 \; {\rm V})$
Inhibit current	I _{INH}	8	12	25	μA	$V_{\rm INH} = 5 \ {\rm V}$

Watchdog

Upper timing threshold	V _{DU}	1.4	1.8	2.3	V	_
Lower watchdog timing threshold	V_{DWL}	0.2	0.45	0.8	V	_
Discharge current	I _{dis}	1.5	2.7	3.5	μA	$V_{\rm D}$ = 1 V



Characteristics (cont'd)

 $V_{\rm I}$ = 13.5 V; - 40 °C $\leq T_{\rm j}$ = \leq 125 °C (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Charge current	Id	8	14	25	μA	$V_{\rm D}$ = 1 V
Watchdog period	t _w	40	55	75	ms	<i>C</i> _D = 100 nF
Watchdog trigger time	t _{wt}	30	45	66	ms	$C_{\rm D}$ = 100 nF see diagram
Watchdog pulse slew rate	V_{W}	5	-	-	V/µs	from 20% to 80% V

 $^{2)}$ Reset peak is always lower than 1.0 V.







Figure 3 Test Circuit



Application Circuit



Application Description

The IC regulates an input voltage in the range of 5.5 V < $V_{\rm I}$ < 36 V to $V_{\rm Qnom}$ = 5.0 V. Up to 26 V it produces a regulated output current of more than 550 mA. Above 26 V the save-operating-area protection allows operation up to 36 V with a regulated output current of more than 300 mA. Overvoltage protection limits operation at 42 V. The overvoltage protection hysteresis restores operation if the input voltage has dropped below 36 V. The IC can be switched off via the inhibit input, which causes the quiescent current to drop below 50 μ A. A reset signal is generated for an output voltage of $V_{\rm Q}$ < 4.5 V. The watchdog circuit monitors a connected controller. If there is no positive-going edge at the watchdog input within a fixed time, the reset output is set to low. The delay for power-on reset and the maximum permitted watchdog-pulse period can be set externally with a capacitor.

Design Notes for External Components

An input capacitor $C_{\rm I}$ is necessary for compensation of line influences. The resonant circuit consisting of lead inductance and input capacitance can be damped by a resistor of approx. 1 Ω in series with $C_{\rm I}$. An output capacitor $C_{\rm Q}$ is necessary for the stability of the regulating circuit. Stability is guaranteed at values of $C_{\rm Q} \ge 22 \ \mu\text{F}$ and an ESR of < 3 Ω .

Reset Circuitry

If the output voltage decreases below 4.5 V, an external capacitor C_D on pin D will be discharged by the reset generator. If the voltage on this capacitor drops below V_{DRL} , a reset signal is generated on pin RO, i.e. reset output is set low. If the output voltage rises above the reset threshold, C_D will be charged with constant current. After the power-on-reset time the voltage on the capacitor reaches V_{DU} and the reset output will be set high again. The value of the power-on-reset time can be set within a wide range depending of the capacitance of C_D .

Reset Timing

The power-on reset delay time is defined by the charging time of an external capacitor C_d which can be calculated as follows:

$$C_{\rm d} = (t_{\rm d} \times I_{\rm d})/\Delta V$$

Definitions:

 C_{d} = delay capacitor t_{d} = reset delay time I_{d} = charge current, typical 5 mA $\Delta V = V_{DU}$, typical 1.9 V V_{DU} = upper delay switching threshold at C_{d} for reset delay time $t_{d} = \Delta V \times C_{D}/I_{D}$



The reset reaction time t_{rr} is the time it takes the voltage regulator to set the reset out LOW after the output voltage has dropped below the reset threshold. It is typically 1 µs for delay capacitor of 47 nF. For other values for C_d the reaction time can be estimated using the following equation:

$$t_{\rm rr} \approx 20 \ {\rm s/F} \times C_{\rm d}$$




Figure 5 Time Response



Watchdog Timing





Figure 6 Time Response, Watchdog Behavior






Typical Performance Characteristics

Output Voltage V_{q} versus Temperature T_{j}




Output Voltage V_{q} versus Input Voltage $V_{I}(V_{I} = V_{e})$







Output Current I_{q} versus Temperature T_{j}




Current Consumption I_q versus Output Current I_Q




Output Current I_{Q} versus Input Voltage V_{I}




Current Consumption I_q versus Output Current I_q









Drop Voltage V_{dr} versus Output Current I_{Q}



Inhibit Current $I_{\rm E}$ versus Inhibit Voltage $V_{\rm E}$




Output Voltage $V_{\rm Q}$ versus Inhibit Voltage $V_{\rm E}$







Inhibit Current Consumptions I_e versus Temperature T_j





Switching Voltage $V_{\rm DU}$ and $V_{\rm DWL}$ versus Temperature $T_{\rm j}$

















Package Outlines



Sorts of Packing


Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

Dimensions in mm



P-TO220-7-12

(Plastic Transistor Single Outline Package)




Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

Dimensions in mm





Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm



Edition 2000-02-14

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany

© Infineon Technologies AG 2000. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of noninfringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.